Advanced HDL Synthesis and SOC Prototyping RTL Design Using Verilog - Taraate, Vaibbhav (Springer Nature Singapore : Imprint: Springer, 2019)