Arama Sonuçları - (((("reading ability") OR ("reading stability"))) OR ("leading ability"))*

  • Gösterilen 1 - 2 sonuçlar arası kayıtlar. 2
Sonuçları Daraltın
  1. 1

    Using Pedagogic Intervention to Cultivate Contextual Lexical Competence in L2 An Investigation of Chinese EFL Learners / Yazar: Wang, Gaiyan

    Baskı/Yayın Bilgisi Springer International Publishing : Imprint: Palgrave Macmillan, 2019.
    Full-text access
    e-Kitap
  2. 2

    Nanoelectronic Materials and Devices Select Proceedings of ICNETS2, Volume III /

    Baskı/Yayın Bilgisi Springer Nature Singapore : Imprint: Springer, 2018.
    İçindekiler: “…The Effect of Functionalized MWCNT on Mechanical and Electrical Properties of PMMA Nanocomposites -- Performance Analysis of Dual-Metal Double-Gate Tunnel-Fets for Ultralow Power Applications -- Films of Reduced Graphene Oxide based Metal Oxide Nanoparticles -- Size optimization of InAs/GaAs quantum dots for longer storage memory applications -- Design and Analysis of a CMOS 180 nm Fractional N Frequency Synthesizer -- Memristor based Approximate Adders for Error Resilient Applications -- Integrated Mems Capacitive Pressure Sensor with On-Chip CDC for a wide Operating Temperature Range -- A High SNDR and Wider Signal Bandwidth CT ∑∆ Modulator with a Single Loop Non-linear Feedback Compensation -- Design of Current Mode CNTFET Transceiver for Bundled Carbon Nanotube Interconnect -- Weak Cell Detection Techniques for Memristor Based Memories -- Enhancement of Transconductance using Multi-recycle Folded Cascode Amplifier -- Nondestructive Read Circuit for Memristor based Memories -- A Built in Self Repair Architecture for Random Access Memories -- A Current Mode DC-DC Boost Converter with Fast Transient and on-chip Current Sensing Technique -- A Modified GDI Based Low Power & High Read Stability 8T SRAM Memory with CNTFET Technology -- High Performance Trench Gate Power MOSFET of Indium Phosphide -- Memristor Equipped Error Detection Technique -- 28nm FD-SOI SRAM Design using Read Stable Bit Cell Architecture -- Design and Verification of Memory Controller with Host WISHBONE Interface -- 8-Bit Asynchronous Wave-Pipelined Arithmetic-Logic Unit.…”
    Full-text access
    e-Kitap