Advanced HDL Synthesis and SOC Prototyping RTL Design Using Verilog /

This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrat...

Ful tanımlama

Detaylı Bibliyografya
Yazar: Taraate, Vaibbhav (Yazar)
Müşterek Yazar: SpringerLink (Online service)
Materyal Türü: e-Kitap
Dil:İngilizce
Baskı/Yayın Bilgisi: Singapore : Springer Nature Singapore : 2019.
Imprint: Springer,
Edisyon:1st ed. 2019.
Konular:
Electronic circuits.
Microprogramming .
Logic design.
Electronic Circuits and Systems.
Control Structures and Microprogramming.
Logic Design.
Online Erişim:Full-text access

Internet

Full-text access

Merkez Kütüphane

Detaylı Erişim Bilgileri Merkez Kütüphane
Kopya Bilgisi UnknownBarcode

Benzer Materyaller