Loading…
Advanced HDL Synthesis and SOC Prototyping RTL Design Using Verilog /
This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrat...
| Main Author: | |
|---|---|
| Corporate Author: | |
| Format: | e-Book |
| Language: | English |
| Published: |
Singapore :
Springer Nature Singapore :
2019.
Imprint: Springer, |
| Edition: | 1st ed. 2019. |
| Subjects: | |
| Online Access: | Full-text access |
Internet
Full-text accessMerkez Kütüphane
| Copy | UnknownBarcode |
|---|