Loading…
Formal Verification of Simulink/Stateflow Diagrams A Deductive Approach /
This book presents a state-of-the-art technique for formal verification of continuous-time Simulink/Stateflow diagrams, featuring an expressive hybrid system modelling language, a powerful specification logic and deduction-based verification approach, and some impressive, realistic case studies. Rea...
Main Authors: | Zhan, Naijun (Author), Wang, Shuling (Author), Zhao, Hengjun (Author) |
---|---|
Corporate Author: | SpringerLink (Online service) |
Format: | e-Book |
Language: | English |
Published: |
Cham :
Springer International Publishing : Imprint: Springer,
2017.
|
Edition: | 1st ed. 2017. |
Subjects: | |
Online Access: | Full-text access View in OPAC |
Similar Items
-
Formal System Verification State-of the-Art and Future Trends /
Published: (2018) -
Formal Verification of Floating-Point Hardware Design A Mathematical Approach /
by: Russinoff, David M.
Published: (2019) -
Embedded Software Verification and Debugging
Published: (2017) -
Automated Validation & Verification of UML/OCL Models Using Satisfiability Solvers
by: Przigoda, Nils, et al.
Published: (2018) -
Fundamentals of IP and SoC Security Design, Verification, and Debug /
Published: (2017)