Yüklüyor…
Formal Verification of Simulink/Stateflow Diagrams A Deductive Approach /
This book presents a state-of-the-art technique for formal verification of continuous-time Simulink/Stateflow diagrams, featuring an expressive hybrid system modelling language, a powerful specification logic and deduction-based verification approach, and some impressive, realistic case studies. Rea...
Asıl Yazarlar: | Zhan, Naijun (Yazar), Wang, Shuling (Yazar), Zhao, Hengjun (Yazar) |
---|---|
Müşterek Yazar: | SpringerLink (Online service) |
Materyal Türü: | e-Kitap |
Dil: | İngilizce |
Baskı/Yayın Bilgisi: |
Cham :
Springer International Publishing : Imprint: Springer,
2017.
|
Edisyon: | 1st ed. 2017. |
Konular: | |
Online Erişim: | Full-text access OPAC'ta görüntüle |
Benzer Materyaller
-
Formal System Verification State-of the-Art and Future Trends /
Baskı/Yayın Bilgisi: (2018) -
Formal Verification of Floating-Point Hardware Design A Mathematical Approach /
Yazar:: Russinoff, David M.
Baskı/Yayın Bilgisi: (2019) -
Embedded Software Verification and Debugging
Baskı/Yayın Bilgisi: (2017) -
Automated Validation & Verification of UML/OCL Models Using Satisfiability Solvers
Yazar:: Przigoda, Nils, ve diğerleri
Baskı/Yayın Bilgisi: (2018) -
Fundamentals of IP and SoC Security Design, Verification, and Debug /
Baskı/Yayın Bilgisi: (2017)