Yüklüyor…
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliabilit...
Asıl Yazarlar: | Wang, Zheng (Yazar), Chattopadhyay, Anupam (Yazar) |
---|---|
Müşterek Yazar: | SpringerLink (Online service) |
Materyal Türü: | e-Kitap |
Dil: | İngilizce |
Baskı/Yayın Bilgisi: |
Singapore :
Springer Nature Singapore : Imprint: Springer,
2018.
|
Edisyon: | 1st ed. 2018. |
Seri Bilgileri: | Computer Architecture and Design Methodologies,
|
Konular: | |
Online Erişim: | Full-text access OPAC'ta görüntüle |
Benzer Materyaller
-
Test Generation of Crosstalk Delay Faults in VLSI Circuits
Yazar:: Jayanthy, S., ve diğerleri
Baskı/Yayın Bilgisi: (2019) -
Formal Verification of Floating-Point Hardware Design A Mathematical Approach /
Yazar:: Russinoff, David M.
Baskı/Yayın Bilgisi: (2019) -
Low-Power Design and Power-Aware Verification
Yazar:: Khondkar, Progyna
Baskı/Yayın Bilgisi: (2018) -
Dependable Multicore Architectures at Nanoscale
Baskı/Yayın Bilgisi: (2018) -
The Hardware Trojan War Attacks, Myths, and Defenses /
Baskı/Yayın Bilgisi: (2018)