Loading…
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliabilit...
Main Authors: | Wang, Zheng (Author), Chattopadhyay, Anupam (Author) |
---|---|
Corporate Author: | SpringerLink (Online service) |
Format: | e-Book |
Language: | English |
Published: |
Singapore :
Springer Nature Singapore :
2018.
Imprint: Springer, |
Edition: | 1st ed. 2018. |
Series: | Computer Architecture and Design Methodologies,
|
Subjects: | |
Online Access: | Full-text access |
Similar Items
-
Test Generation of Crosstalk Delay Faults in VLSI Circuits
by: Jayanthy, S., et al.
Published: (Springer Nature Singapore : Imprint: Springer, 2019.) -
Formal Verification of Floating-Point Hardware Design A Mathematical Approach /
by: Russinoff, David M.
Published: (Springer International Publishing : Imprint: Springer, 2019.) -
Low-Power Design and Power-Aware Verification
by: Khondkar, Progyna
Published: (Springer International Publishing : Imprint: Springer, 2018.) -
Dependable Multicore Architectures at Nanoscale
Published: (Springer International Publishing : Imprint: Springer, 2018.) -
The Hardware Trojan War Attacks, Myths, and Defenses /
Published: (Springer International Publishing : Imprint: Springer, 2018.)